

CS 315-02 RISC-V Emu Imm JAL Mem

Lab 06 due Wed Oct 1 11:59 pm

Extra OH today 4:30pm to 5:30pm

Project 04 published due Oct 7 11:59

Project 04 IG Wed Oct 8

Lab 07 Exam-like problems Oct 6 Mon

I will provide the Fall 2024 CS 315 Midterm

Midterm Thu Oct 9


Lab 06

starter	rv-emu.c	131	LOC
solution	rv-emu.c	226	LOC

Immediate

li to, 99 $\rightarrow$ addi to, zero, 99

0x06300293



get_rd(iw)
get_rsl(iw)
get_funct3(iw)


$\text{vint64.t} = \text{imm11_0} = \text{get_bits}(iw, 20, 12);$

li to, -2 → addi to, zero, -2

0xFFE0 0293

1111 1111 1110
inv 0000 0000 0001
+ 1
0000 0000 0010 (2)


$\text{int64_t imm} = \text{sign_extend}(\text{imm11-0}, 11)$



Branches (B-Type)

Compare two reg values
Possibly branch to target label

Fields



1) get parts

$\text{uint32_t imm12} = \text{get_bits}(\text{iw}, 31, 1)$
 $\text{uint32_t imm10-5} = \text{get_bits}(\text{iw}, 25, 6)$
 $\text{uint32_t imm4-1} = \text{get_bits}(\text{iw}, 8, 4)$
 $\text{uint32_t imm11} = \text{get_bits}(\text{iw}, 7, 1)$

2) combine parts

$uint64_t \text{ vimm};$

$$\text{vimm} = (\text{imm}12 \ll 12) \mid (\text{imm}11 \ll 11) \\ \mid (\text{imm}10-5 \ll 5) \mid (\text{imm}4-1 \ll 1) \mid 0$$

3) $int64_t \text{ imm};$

$$\text{imm} = \text{sign_extend}(\text{vimm}, 12);$$

4) Branch Logic

If you take the branch

$$PC = PC + \text{imm}$$

else

$$PC = PC + 4$$

5) Branch Condition

```
if ( funct3 == 0b000 ) {
```

```
    if ( rsp->regs[rs1] == rsp->regs[rs2] ) {  
        take = true;  
    }
```

```
} else if ( funct3 ... )
```

bool take

```
take = rsp->regs[rs1] == rsp->regs[rs2]
```

```
if (take) {
```

```
    pc = pc + imm
```

```
} else {
```

```
    pc = pc + 4
```

```
    ↑
```

```
    rsp->pc = rsp->pc + 4;
```

JAL Jump and Link (call, j)

call $\rightarrow$ jal jal ra, imm (offset)

j $\rightarrow$ jal jal zero, imm (offset)

Memory Instructions Loads ^l Stores
i-type

lw to, offset(a0)

³²
bit

$t_0 = *(a_0 + \text{offset})$


lw to, 8(a0)

target
address

Target address

$TA = \underline{rs1 + imm}$

$rd = *(\underbrace{(uint32_t *)}_{\uparrow} TA);$



1b - uint8_t *

1w - uint32_t *

1d - uint64_t *

stores $\rightarrow$ S-Type

sw to, 8(10)

$$TA = rs1 + imm$$

sw

$$* ((uint32_t *) TA) = \underline{regs[rs2]}$$

